Staff Engineer Functional Digital Verification

Infineon Technologies Austria AG
In this role, you will create verification plans for mixed-signal designs and develop test environments in SystemVerilog using UVM. You will execute tests at RTL and gate-level while collaborating closely with designers.